Logic Synthesis for FPGA-Based Mealy Finite State Machines Alexander Barkalov Larysa Titarenko Kazimierz Krzywicki 0.0 stars
Reasoning in Boolean Networks: Logic Synthesis and Verification Using Testing T… Wolfgang Kunz Dominik Stoffel 0.0 stars
