SystemVerilog with RISC-V Processor Design
SystemVerilog with RISC-V Processor Design introduces readers to hardware description and processor architecture through the combined lens of SystemVerilog and RISC-V. It offers a focused resource for students, educators, and engineers developing their understanding of digital systems, computer architecture, and hardware design.
About This Book
SystemVerilog with RISC-V Processor Design focuses on two important areas of modern digital hardware: the SystemVerilog language and RISC-V processor design.
The book is intended for readers seeking to understand how hardware can be described, developed, and connected with an open processor architecture.
Its subject matter is relevant to students, educators, engineers, and anyone building foundational knowledge in digital design and computer architecture.
Written by Kishore K. Mishra, this title brings together hardware description and processor design in a focused technical reference.
Reviews
No reviews yet. Be the first to review this book!