Writing Testbenches: Functional Verification of HDL Models
Writing Testbenches: Functional Verification of HDL Models is a specialized guide to developing testbenches and verifying HDL models. It provides a focused resource for students, engineers, and practitioners working in digital design, hardware description languages, and functional verification.
About This Book
Writing Testbenches: Functional Verification of HDL Models focuses on the creation and use of testbenches for verifying hardware description language models.
The book addresses functional verification within the context of digital hardware design and HDL-based development.
It is suited to readers seeking a specialized reference on testbench writing and model verification.
Janick Bergeron presents the subject for an audience interested in practical methods for evaluating HDL designs.
Reviews
No reviews yet. Be the first to review this book!