Hdl Chip Design: A Practical Guide for Designing, Synthesizing & Simulating Asics & Fpgas Using Vhdl or Verilog
I will be using this book for:

Hdl Chip Design: A Practical Guide for Designing, Synthesizing & Simulating Asics & Fpgas Using Vhdl or Verilog

by Douglas J. Smith

Education Engineering Technology
1 Star 2 Star 3 Star 4 Star 5 Star
0.0 out of 5 stars (0 ratings)

HDL Chip Design: A Practical Guide for Designing, Synthesizing & Simulating ASICs & FPGAs Using VHDL or Verilog offers a focused introduction to hardware description language development. Douglas J. Smith covers the core activities of designing, synthesizing, and simulating digital hardware for ASIC and FPGA projects.

About This Book

HDL Chip Design presents a practical introduction to designing digital hardware with hardware description languages.

The book focuses on ASIC and FPGA development using VHDL or Verilog.

Its scope includes design, synthesis, and simulation, providing a broad overview of key stages in the HDL-based development process.

Written by Douglas J. Smith, this guide is intended for readers learning or applying hardware description language techniques.

Reviews

No reviews yet. Be the first to review this book!


Write a Review
I will be using this book for: