Formal Verification: An Essential Toolkit for Modern VLSI Design
by Erik Seligman Ms, Tom Schubert, M V Achutha Kiran Kumar M.Tech
Formal Verification: An Essential Toolkit for Modern VLSI Design introduces the importance of formal verification in today’s chip development landscape. Written for learners and practitioners, it provides a focused technical resource for exploring verification concepts relevant to modern VLSI design and engineering workflows.
About This Book
Formal Verification: An Essential Toolkit for Modern VLSI Design focuses on the role of formal verification in contemporary very-large-scale integration (VLSI) design.
The book presents formal verification as a toolkit for readers seeking to understand its place in hardware development and design assurance.
It is suited to students, engineers, and technical professionals interested in the methods and practices surrounding modern VLSI verification.
Reviews
No reviews yet. Be the first to review this book!